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Model of tunneling transistors based on graphene on SiC
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Recent experiments shown that graphene epitaxially grown on Silicon Carbide (SiC) can exhibit
a energy gap of 0.26 eV, making it a promising material for electronics. With an accurate model,
we explore the design parameter space for a fully ballistic graphene-on-SiC Tunnel Field-Effect
Transistors (TFETs), and assess the DC and high frequency figures of merit. The steep subthreshold
behavior can enable ION/IOFF ratios exceeding 10
4 even with a low supply voltage of 0.15 V, for
devices with gatelength down to 30 nm. Intrinsic transistor delays smaller than 1 ps are obtained.
These factors make the device an interesting candidate for low-power nanoelectronics beyond CMOS.
Carbon-based nanoelectronics is characterized by rel-
atively small bandgaps, and symmetric dispersion rela-
tions for electron and holes, associated to a relatively
small effective mass. This is the ideal situation for
TFETs, whose carbon implementation therefore repre-
sents an extremely interesting option [1].
Indeed, a TFET is a gated p − i − n diode where the
gate voltage modulates the position of energy bands in
the intrinsic channel in order to control interband tunnel-
ing between the p-doped source and the n-doped drain.
When the device is ON, current is dominated by inter-
band tunneling, which instead is inhibited when the de-
vice is OFF. Small energy gaps and small effective masses
can allow to achieve large ON current, comparable to that
of mundane semiconductor field-effect transistors.
An impressive advantage of TFETs is the steep de-
pendence of the current on the gate voltage, which
can yield a Subthreshold Swing (SS) much smaller than
60 mV/decade, the minimum value achievable at room
temperature with FETs. The very small SS also allows
to implement adequate switches with very small sup-
ply voltages, and therefore to operate at extremely low
power.
Finally, carbon channels very often have the same dis-
persion relations and mobility characteristics for elec-
trons and holes, which is desirable for the optimization
of complementary logic gates in terms of switching speed
and power consumption [2].
TFETs based on carbon nanotubes [1], graphene
nanoribbons [3, 4] and bilayer graphene [5, 6] have been
addressed theoretically, with simulations and analyti-
cal models. Carbon nanotubes and graphene nanorib-
bons are interesting in terms of the achievable perfor-
mance, but device operation is extremely sensitive to the
bandgap, which in turn strongly depends on the exact
number of carbon atoms per ring or along the ribbon
width, that is hardly controllable. Bilayer graphene is
a two-dimensional channel which does not require very
advanced lithography and provides a gap tunable with
the vertical electric field, up to 0.15-0.2 eV. Satisfactory
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device operation is achieved with a supply voltage VDD
as small as 0.1 V [5].
Very interestingly, epitaxial graphene grown on the Si-
terminated face of a SiC substrate is a two-dimensional
material exhibiting a bandgap of 0.26 eV [7–9] and
promising mobility [10]. Such semiconducting gap can
be adequate to TFETs suitable for large-scale integrated
circuits, but is not sufficient for FETs [11].
Here we consider the TFET illustrated in 1(a), in
which the channel consists of a single graphene layer
grown on a SiC substrate of overall thickness tSub =
100 nm. The top gate is separated by a silicon oxide
layer tox of 1 nm and is at voltage VG. Following the
evanescent mode approach [12], we can estimate the nat-
ural variation length λ of the electrostatic potential in
the channel as λ = 2π (tox + tch), where tch = 1.1 nm
is the effective distance between the graphene layer and
the ideal interface of the top dielectric layer [13]. Here,
(a)
(b) (c)
FIG. 1: (a) Sketch of a TFET device based on graphene on
SiC. (b) Band profile along the transport direction in the OFF
state for a n-channel TFET, and ON state (c) of the TFET.
2we have assumed the evanescent part of the potential to
be dominated by the vicinity of the top gate, neglecting
the backgate, and, second, we have assumed the same
effective dielectric constant for both oxide and graphene
regions. Because the gate length Lc is always much larger
than λ, a long-channel behavior is expected. Therefore
we write φ(x), the electrostatic potential on the graphene
channel, in the form
qφ(x) = qASe
−x/λ + qADe
(x−Lc)/λ + φc, (1)
where φc is the potential in the channel away from the
contacts, q the absolute electron charge, AS ≡ Ec(0) −
Ec(Lc/2) and AD ≡ Ec(Lc) − Ec(Lc/2) respectively,
where Ec(x) represents the conduction band edge in the
longitudinal direction x.
For graphene on SiC we adopt the tight-binding Hamil-
tonian proposed in [7], which accounts for the energy dis-
persion curves
E
(x)
~k,±
= ±
√
m2 + t2|f(~k)|2 − qφ(x) (2)
of conduction (+) and valence (−) bands, whose edges
respectively give Ec(x) and Ev(x). Where m = 0.13 eV
is an effective parameter providing an energy gap of 2m,
t = 2.7 eV is the nearest-neighbor hopping energy for
graphene and f(~k) is the well known off-diagonal element
of the 2×2 graphene pz -Hamiltonian. We assume the po-
tential to be sufficiently smooth to rigidly shift graphene
band edges. The band edge profiles for the device under
investigation in the OFF state and in the ON state are
shown in Fig. 1(b) and 1(c).
The device current I is the sum of three major contri-
butions: thermionic, interband tunneling and gap tun-
neling (due to tunneling through the channel in the gap
spectral region). Thermionic and gap tunneling currents
degrade transistor performance, dominating the current
when the device is in the OFF state, and therefore must
be minimized. The channel current per unit width is
I =
q
4π2
∑
±
∫
BZ
d~kTvx
[
f(E
(xc)
~k,±
− µS)− f(E
(xc)
~k,±
− µD)
]
,
(3)
where the integration runs over the Brillouin zone for con-
duction and valence bands E
(xc)
~k,±
, calculated at the center
of the channel (at x = xc = Lc/2). f is the Fermi-Dirac
distribution function, vx is the component of the group
velocity along the channel. The tunneling coefficient T
is calculated via Wentzel-Kramers-Brilluoin approxima-
tion in the tunneling regions at drain, at source or in the
gap, as shown in Fig. 1(b). In tunneling regions, for a
fixed energy E of the incoming particle, we solve the dis-
persion curve (2) for the complex wavevector describing
the evanescent mode. The integration of the evanescent
mode path through the barrier gives T , as described in
more detail in Ref. [11].
In order to compute the channel potential we need to
self-consistently solve the vertical electrostatics:
Q = −CG(VG −∆G − φc)− CSub(VSub −∆Sub − φc)
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FIG. 2: Transfer characteristics of a graphene-on-SiC TFET
calculated for different parameters of the model. We analyzed
the effects of a variation of doping concentration α in (a), of
the supply voltage VDS in (b), of the channel length Lc in (c).
In (d) we show an example as the TFET total current is due
to the summing up of interband tunneling, in-gap tunneling
and thermionic current contributions.
Q = Qh +Qe, (4)
where CG = ǫox/tox, CSub = ǫSiC/tSub are the top gate
and the backgate capacitance per unit area, respectively,
whereas ∆G and ∆Sub are the flat band voltages of the
top and back gates (set here to 0 V). The charge per
unit area in the channel, due to holes and electrons (Qh
and Qe), can be also obtained by summing over their
steady-state distribution in conduction band
Qe = −
q
4π2
∫
BZ
d~k[(2−T )f(E
(xc)
~k,+
−µS)+Tf(E
(xc)
~k,+
−µD)],
(5)
and valence band
Qh =
q
4π2
∫
BZ
d~k[Tf(µS−E
(xc)
~k,−
)+(2−T )f(µD−E
(xc)
~k,−
)],
(6)
where we included the possible tunneling barrier at
source, drain or in-gap tunneling.
Let us assume the same doping density for source and
drain. We can therefore define the energy difference be-
tween conduction(valence) edge and source(drain) Fermi
energy at source(drain) δ = Ec(0)−µS = −µD−Ev(Lc).
It is clear from Fig. 1(b,c) that it is possible to shut
off the device only if the drain-to-source voltage satisfies
|VDS | < (Egap−2δ)/q, which in the limit of weak doping
becomes |VDS | < 0.26 V.
Ideally, when the previous condition is satisfied, mini-
mum device current is obtained when the channel is in-
trinsic at Lc/2, and therefore has zero net charge. Ac-
cordingly the channel mid gap is −qφc = (µS + µD)/2
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FIG. 3: ION and IOFF table for TFET devices with VDD =
0.1, 0.15, 0.2, 0.25 V, and Lc between 10 and 50 nm. We
consider here tox = 1 nm and α = 3 × 10
16 m−2. A dashed
line marks the field where ION/IOFF ≥ 10
4.
and from (4) we find the OFF-state gate voltage VOFF =
VDS/2. The OFF current IOFF is defined as the cur-
rent obtained with VGS = VOFF and VDS = VDD. The
ON current ION is the current obtained with VGS =
VOFF + VDD, and VDS = VDD.
In Fig. 2 we show the TFET transfer characteristics
calculated for different values of the main parameters of
the model: the doping fraction α (which is a monotonous
function of δ), VDS, the channel length Lc. In Fig. 2(a)
we show the effect of doping concentration α = 1016,
1017, 2× 1017, 3× 1017 m−2, corresponding respectively
to δ ≈ 5, 40, 65, 90 meV.
As expected, the increase of δ leads to a thinning of
the range of the OFF-state plateau, in which current is
essentially reduced to the thermionic contribution. An
initial increase of δ pushes down the source conduction
band edge with respect to µS , and up the drain valence
band with respect to µD, reducing the thermionic hole
and electron currents respectively. For larger α (and δ),
one cannot fully shut the channel off because |VDS |+2δ/q
becomes larger than Egap.
In Fig. 2(b) we analyze the operation of the TFET
for different values of the source-drain voltage VDS. The
OFF-state plateau is reduced with increasing VDS, IOFF
is constant because limited to the thermionic contribu-
tion, whereas larger ION is obtained. For VDS ≈ 0.25 V
and above it is not possible to shut the TFET off any-
more.
In view of transistor scaling we analyze the effect of a
variation of the channel length Lc (Fig 2(c)). We show
that for Lc ≥ 30 nm the OFF current does not depend
on Lc and is determined by the thermionic current. How-
ever, a further reduction of Lc leads to an increase IOFF,
due to an increased transparency of the in-gap tunneling
barrier. The oxide thickness affects tunneling through
the contacts (λ ∝ tox), with the main effect of exponen-
tially reducing the tunneling logT ∝ −tox. In Fig. 2(d)
we show an example of the three current contributions
occurring in the device. In ON state the tunneling cur-
rent dominates the device, while it is suddenly suppressed
going towards the OFF state, where thermionic current
contribuites to the subthreshold swing and evantually in-
gap tunneling determines the OFF state current plateau.
An important performance measure of a transistor is
the obtainable ION/IOFF ratio, therefore in Fig. 3 we
plot ION against IOFF. As noted also before, to shut the
device off and have a sufficent IOFF dynamics it is re-
quired VDS ≤ 0.2 V, togheter with sufficiently long chan-
nel (Lc ≥ 30 nm) in order to limit in-gap tunneling. On
the other hand the ION increases with VDD. Therefore
the best performance is obtained for VDS = VDD = 0.2 V.
Indeed we note that an ION/IOFF ratio exceeding 10
4,
considered adequate for low power operation [14], can be
obtained with a supply voltage of 0.15 and 0.2 V, and
with a channel length Lc not smaller than 30 nm.
Now we analyze the performance of our device for dig-
ital applications. In Fig. 4(a) we plot the transfer char-
acteristics of a CMOS inverter with identical n and p-
type TFETs, with the channel of graphene on SiC with
Lc = 30 nm and tox = 1 nm, for a supply voltage of 0.1 V
and 0.2 V. We extract the noise margins (NMs) for the
CMOS inverter, which are a measure of logic gate robust-
ness to disturbs and noise, as NM = 22 mV and 37 mV,
respectively for VDD = 0.1 and 0.2 V. NMs are not ex-
tremely good, but in line with what one could expect,
given the low supply voltage.
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FIG. 4: (a) Voltage transfer curve for a CMOS inverter based
on the present device and operating at VDS = 0.1 and 0.2 V.
Dashed lines highlight the points of the curve in which the
slope is equal to unity. (b) Cutoff frequency calculated for
TFETs with VDS = 0.1 and 0.2 V, for Lc = 30 and 50 nm.
We also performed an analysis of transistor intrin-
sic delay and transition frequency fT of the considered
TFET. We consider operating voltages of 0.1 V and 0.2 V
and a channel length of 30 and 50 nm. In particular in
Fig. 4(b) we show the cutoff frequency as a function of
the overdrive, calculated in the quasi-static approxima-
tion [15] fT = gm/(2πCGLc), where gm ≡ ∂IDS/∂VGS is
the transconductance, and CG ≡ ∂Q/∂VGS evaluated for
VGS = VDD + VOFF, is the capacitance seen by the gate
4contact. The intrinsic delay time, which represents a fig-
ure of merit for digital application, is τ ≡ VDDCG/ION.
For a supply voltage of 0.1 V, we obtain τ = 0.33 ps
and 0.54 ps, respectively for a channel of length 30 and
50 nm. With a supply voltage of 0.2 V, τ = 0.12 ps for
Lc = 30 nm and τ = 0.22 ps for Lc = 50 nm.
In conclusion, we examined the maximum achievable
performance of a TFET based on epitaxial graphene on
SiC substrate, by means of an accurate semi-analytical
model. We explored the parameter space analyzing its
performance under variations of the doping level, supply
voltage, channel length and oxide thickness. We show
that an ION/IOFF exceeding 10
4 can be easily achieved
by choosing adequate geometry and bias, and a channel
length not smaller than 30 nm, even for a supply volt-
age as small as 0.15 V. Noise Margins of a minimum size
inverter are reasonable but not impressive. Intrinsic de-
lay times and transition frequency are very promising,
especially considering the very low supply voltage, and
make the proposed TFET a strong candidate for extreme
low-power carbon nanoelectronics.
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